The OpenSSD Project on The OpenSSD Project

News

Wed, 26 Sep 2018 14:15:54 +0900

Cosmos+

Wed, 20 Apr 2016 00:00:00 +0900

The Cosmos+ OpenSSD Platform is yet another PCIe-based SSD platform based on the HYU Tiger4 controller developed by ENC (Embedded and Network Computing) Lab. led by Prof. Yong Ho Song at Hanyang University, Korea. The HYU Tiger4 controller supports a subset of the NVMe interface protocol. In fact, the platform board is the same as the Cosmos Platform, but with a different storage controller (HYU Tiger4) in FPGA (you can upgrade the board by yourself). However, the Cosmos+ OpenSSD requires new memory modules (w/ toggle NANDs) because only the NAND flash devices with the toggle-mode interface are available.

Specs

Wed, 20 Apr 2016 00:00:00 +0900

NVMe Computational Programs Command Set Specification: 1.0
NVMe Subsystem Local Memory Command Set Specification: 1.0
SNIA Computational Storage Architecture and Programming Model: 1.0, 0.9
SNIA Computational Storage API: 0.8r0, 0.5r0

Specs

Wed, 20 Apr 2016 00:00:00 +0900

NVMe Key Value Command Set Specification: 1.0c, 1.0b, 1.0a, 1.0
SNIA Key Value Storage API Specification: 1.1, 1.0

Specs

Wed, 20 Apr 2016 00:00:00 +0900

NVMe Base Specification: 2.0c, 2.0b, 2.0a, 2.0
NVMe Command Set Specification: 1.0c, 1.0b, 1.0a, 1.0
NVMe over PCIe Transport Specification: 1.0c, 1.0b, 1.0a, 1.0
NVMe Management Interface: 1.2c, 1.2b, 1.2a, 1.2, 1.1d, 1.1c, 1.1b, 1.1a, 1.1, 1.0a, 1.0
Old 1.x NVMe Specification: 1.4c, 1.4b, 1.4a, 1.4, 1.3d, 1.3c, 1.3b, 1.3a, 1.3, 1.2b, 1.2a, 1.2, 1.1, 1.0e
SATA Specifications
SAS Specifications

Specs

Wed, 20 Apr 2016 00:00:00 +0900

NVMe Zoned Namespace Command Set Specification: 1.1c, 1.1b, 1.1a, 1.1

Cosmos

Wed, 20 Apr 2016 00:00:00 +0900

The Cosmos OpenSSD Platform is a PCIe-based SSD platform based on the HYU Tiger3 controller. The HYU Tiger3 controller is developed by ENC (Embedded and Network Computing) Lab. led by Prof. Yong Ho Song at Hanyang University, Korea. This platform has been superseded by the latest Cosmos+ OpenSSD Platform from the same group.

Simulators

Wed, 20 Apr 2016 00:00:00 +0900

Simulators

Wed, 20 Apr 2016 00:00:00 +0900

Simulators

Wed, 20 Apr 2016 00:00:00 +0900

NVMeVirt (FAST23)
Amber or SimpleSSD 2.0 (MICRO18)
FEMU (FAST18)
MQSim (FAST18)
SimpleSSD (CAL17)
VSSIM (MSST13)
SSDSim (ICS11)
FlashSim (SIMUL09)
- FlashSim Extension by Matias Bjorling
SSD Model for DiskSim 4.0 (ATC08)

Simulators

Wed, 20 Apr 2016 00:00:00 +0900

Cosmos Platform

Wed, 20 Apr 2016 00:00:00 +0900

Hardware Specification

The Cosmos OpenSSD platform consists of the following components:

HYU Tiger3 SSD controller
- Implemented by XC7Z045-FFG900-3 Zynq-7000 FPGA
- Dual 1GHz ARM Cortex-A9 core
- Neon DSP Co-processor for each core
- 350K LCs
Memory
- 1GByte DDR3 SDRAM
- Dual QSPI Flash Memory
- 1 SD Card Slot
Host interface
- Dual PCIe Gen2 x8 End-Points (Cabled PCIe Interface)
- One PCIe Gen2 x8 can be configurable to RC
Connectivity
- 1 Gigabit Ethernet Interface
- 1 USB 2.0 (configurable to Host or Device)
Console Debug Interface
- 1 USB-UART Port
- 1 ARM JTAG
- 1 PL JTAG
- 1 Digilent USB-JTAG
Indicators and Switches
- LEDs and Tactile Switches
NAND Flash Interface
- 2x SO-DIMM NAND Flash Slots
- 4-way NAND Flash Interface for each slot
- Support for Hynix 128Gbit MLC NAND
- Support for flash memory from other manufacturers planned

Software/Firmware/RTL

The Cosmos OpenSSD platform will include the following software/firmware/RTL packages. The latest version can be downloaded from https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD.

Basic firmware source code for interfacing with PCIe controller and Flash controller
Source codes of three sample FTLs (TutorialFTL, GreedyFTL, and DummyFTL)
Source code of the sample host-side device drivers (Linux and Windows)
RTL source code of the sample Tiger3 controller hardware

Cosmos Platform

Wed, 20 Apr 2016 00:00:00 +0900

Cosmos Platform Technical Resources

Documents

Presentations

Yong Ho Song, Sanghyuk Jung, Sang-Woon Lee, and Jin-Soo Kim, Cosmos OpenSSD: A PCIe-based Open Source SSD Platform, Flash Memory Summit, Santa Clara, CA, USA, Aug. 2014.
Sanghyuk Jung, Youngnam Kim, Taeyoung Huh, and Yong Ho Song, A PCIe-based Open Source SSD Platform for SSD Architecture Exploration, KIISE Newsletter, Dec. 2014. (in Korean)

Hardware Schematics

Cosmos+ Platform

Wed, 20 Apr 2016 00:00:00 +0900

Hardware Specification

The Cosmos+ OpenSSD platform consists of the following components:

HYU Tiger4 SSD controller
- Implemented by XC7Z045-FFG900-3 Zynq-7000 FPGA
- Dual 1GHz ARM Cortex-A9 core
- Neon DSP Co-processor for each core
- 350K LCs
Memory
- 1GByte DDR3 SDRAM
- Dual QSPI Flash Memory
- 1 SD Card Slot
Host interface
- Dual PCIe Gen2 x8 End-Points (Cabled PCIe Interface)
- Support for a subset of NVMe command set
Connectivity
- 1 Gigabit Ethernet Interface
- 1 USB 2.0 (configurable to Host or Device)
Console Debug Interface
- 1 USB-UART Port
- 1 ARM JTAG
- 1 PL JTAG
- 1 Digilent USB-JTAG
Indicators and Switches
- LEDs and Tactile Switches
NAND Flash Interface
- Max 2TB (MLC) capacity (1TB/module)
- Up to 8-channel, 8-way
- Support for Toggle NAND

Software/Firmware/RTL

The Cosmos+ OpenSSD platform will include the following software/firmware/RTL packages. The latest version can be downloaded from https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD.

Basic firmware source code for interfacing with PCIe controller and Flash controller
Source codes of three sample FTLs (TutorialFTL, GreedyFTL, and DummyFTL)
Source code of the sample host-side device drivers (Linux and Windows)
RTL source code of the sample Tiger4 controller hardware

Cosmos+ Platform

Wed, 20 Apr 2016 00:00:00 +0900

Cosmos+ Platform Technical Resources

Documents

Cosmos+ OpenSSD Tutorial 2017
Cosmos+ OpenSSD Boot Guide for SW Developer
Jaewook Kwak, Sangjin Lee, Kibin Park, Jinwoo Jeong, and Yong Ho Song, Cosmos+ OpenSSD: Rapid Prototype for Flash Storage Systems, ACM Transactions on Storage, Vol. 16, No. 3, Article 15, July 2020.

Presentations

Sangjin Lee and Yong Ho Song, Experimental Results of Implementing NVMe-based Open Channel SSDs, Flash Memory Summit, Santa Clara, CA, USA, Aug. 2017.